

GPU-UNICACHE: Automatic Code Generation of Spatial Blocking for Stencils on GPUs

Kaixi Hou, Hao Wang, Wu-chun Feng

{kaixihou,hwang121,wfeng}@vt.edu



DEPARTMENT OF COMPUTER SCIENCE



Stencil Computations

- Nearest neighbor computations
 - Update every grid cell using its neighbors
 - Sweep over a structured grid (spatial dimension)
 - Iterate many times (time dimension)



[1] X. Cai, et al. "Accelerating a 3D Finite-Difference Earthquake Simulation with a C-to-CUDA Translator", IEEE CS&E (2012).

[2] F. Mueller, et al. "Autogeneration and Autotuning of 3D Stencil Codes on Homogeneous and Heterogeneous GPU Clusters", IEEE TPDS (2013).

[3] M. J. Gourlay, "Fluid Simulation for Video Games (part 6)". Intel online articles (2012).

[4] Compact stencil, https://en.wikipedia.org/wiki/Compact_stencil





Spatial Blocking for Stencil Computations

- High memory traffic + low arithmetic intensity
 - Memory bound computation
- Blocking optimizations are critical to achieve optimal performance
 - Different blocking strategies, e.g., 3D-blocking and 2.5D-blocking



3D-blocking



2.5D-blocking



Computing Frontiers 2017, Siena, Italy



Spatial Blocking for Stencil Computations

- High memory traffic + low arithmetic intensity
 - Memory bound computation
- Blocking optimizations are critical to achieve optimal performance
 - Different blocking strategies, e.g., 3D-blocking and 2.5D-blocking
 - Different GPU cache levels for the reusable data



A Compute Unit in GPUs *

- Which cache level(s) should be selected?
 - Affected by different stencils, blocking strategies, platforms







- Which cache level(s) should be selected?
 - Affected by different stencils, blocking strategies, platforms







- Which cache level(s) should be selected?
 - Affected by different stencils, blocking strategies, platforms







- Which cache level(s) should be selected?
 - Affected by different stencils, blocking strategies, platforms







Talk Outline

- Introduction & Motivation
- Background •
 - GPU Register Data Exchange
- **GPU-UNICACHE Framework**
 - Writing Stencils with GPU-UNICACHE
 - **GPU-UNICACHE Framework**
 - RegCache Method -- *fetch()*
 - Other Methods
- **Evaluation & Discussion**
- Conclusion

WirginiaTech

Invent the Future



abc





t0

a d

t1

b

t2

t3



• Local/shared memory was introduced for efficient communication and data sharing between threads



- Modern GPUs support an even faster way (i.e., registers as cache)
 - Directly data exchange in thread registers



- Fastest memory for each thread
- No explicit synchronization
- However, ...



Computing Frontiers 2017, Siena, Italy



- Using registers as cache in stencils is non-trivial
 - What are the communication patterns?



Data distribution (thread view) When reading the cells of northwest (NW) neighbors, they need to first know *the correct "friend" threads*.





- Using registers as cache in stencils is non-trivial
 - What are the communication patterns?



Data distribution (thread view) When reading the cells of northwest (NW) neighbors, they need to first know *the correct "friend" threads*.

– Which registers are of interest for exchange?



When reading the cells of the north (N) neighbors, they also need to find *the correct registers* in the correct "friend" threads.





- Using registers as cache in stencils is non-trivial
 - What are the communication patterns?



Data distribution (thread view)



- Which registers are of interest for exchange?



When reading the cells of the north (N) neighbors, they also need to find **the correct registers** in the correct "friend" threads.

The answers are determined by specific stencils, execution unit sizes and dimensionalities (platforms).





- Using registers as cache in stencils is non-trivial
 - What are the communication patterns?



Data distribution (thread view) When reading the cells of northwest (NW) neighbors, they need to first know *the correct*

Therefore, we propose GPU-UNICACHE to ...

- Handle comp. & comm. patterns
- Generate different spatial blocking codes
- Achieve performance portability among GPUs

Data distribution (register view)



When reading the cells of the north (N) neighbors, they also need to find **the correct registers** in the correct "friend" threads.

The answers are determined by specific stencils, execution unit sizes and dimensionalities (platforms).





Talk Outline

- Introduction & Motivation
- Background
 - GPU Register Data Exchange
- GPU-UNICACHE Framework
 - Writing Stencils with GPU-UNICACHE
 - GPU-UNICACHE Framework
 - RegCache Method -- fetch()
 - Other Methods
- Evaluation & Discussion
- Conclusion

🌆 VirginiaTech

Invent the Future







t0

a d

t1

bc

t3

t0

|t1

abcd

t2

ad bc cb da

t3





Writing Stencils with GPU-UNICACHE API

- Cell-based library APIs
 - C functions describing scalar execution on one grid element
 - Executed over Cartesian domains
 - Users still have tight control of how to design stencil codes
- Interface of GPU-UNICACHE functions

```
template<class T>
    class GPU_UniCache
    {
        protected:
    ___device___ virtual T_load(int z, int y=0, int x=0) [[ hc ]];
    ___device___ virtual void _store(T v, int z, int y=0, int x=0)[[ hc ]];
        public:
    ____device___ virtual void init(T *in, int off, int mode=CYCLIC)[[ hc ]];
    ____device___ virtual T fetch(int z, int y, int x, int tc_i=0)[[ hc ]];
    ______;
    // Derived classes
    class LlCache : public GPU_UniCache{ ... };
    class LDSCache: public GPU_UniCache{ ... };
    class RegCache: public GPU_UniCache{ ... };
```

CUDA version

HCC version



Synergy.cs.vt.edu

Writing Stencils with GPU-UNICACHE API

- Stencil kernel using GPU-UNICACHE functions
 - E.g., 2D-5Point stencil kernel using registers as cache
 - The kernel codes are cross-platform



* Codes are written with thread coarsening factor *csr_fct* of 4, which means each thread will update 4 cell points. The current cell point is located by using *csr_id*.



17

svnerav.cs.vt.edu

GPU-UNICACHE Framework

• Overview of the structure





Computing Frontiers 2017, Siena, Italy

Synergy.cs.vt.edu

• Need some inputs to tell what the stencil looks like



- warp_dim[3] = {4,2,0};
- ghst_lyr = 1;
- warp_size = 8;
- sten_dim = 2;
- crs_fct = 1;
- crs_dim = 1;

// dimensions of warp (exponents)
// how many ghost layers
// warp size, e.g. 64 (AMD), 32 (NV)
// stencil dimensions
// thread coarsening factor
// coarsening on which dim



2D stencil with the execution unit of 2x4 threads





Computing Frontiers 2017, Siena, Italy



• Use formalized construct codes to facilitate code generation



Formalized data exchange constructs (Red parameters are determined by specific stencils)



t0	t1	t2	t3	t4	t5
t6	t7	t0	t1	t2	t3
t4	t5	t6	t7	t0	t1
t2	t3	t4	t5	t6	t7





• Use formalized construct codes to facilitate code generation



Formalized data exchange constructs (Red parameters are determined by specific stencils)



t0	t1	t2	t3	t4	t5
t6	t7	t0	t1	t2	t3
t4	t5	t6	t7	t0	t1
t2	t3	t4	t5	t6	t7





• Use formalized construct codes to facilitate code generation



Formalized data exchange constructs (Red parameters are determined by specific stencils)





The NE neighbors start from tid 2 and reg

Accessing NE neighbors



Computing Frontiers 2017, Siena, Italy

 Use formalized construct codes to facilitate code generation



Formalized data exchange constructs (Red parameters are determined by specific stencils)





Accessing NE neighbors The NE neighbors start from tid 2 and reg







 Map data exchange instructions to real codes







Computing Frontiers 2017, Siena, Italy

- Increasing workloads per thread
- Changing compute domain dimensions



t1

t3

t1

t3

t0

t2

t0

t2

t0

🛄 Virginia'

t2

t2

Invent the Future

t3

t3

t()

- warp_dim[3] = {4,0,0};
 - crs_fct = 3;

$$\sigma$$
 of s_unit = 1;
 σ of st lyr = 1.

sten_dim = 2;







Computing Frontiers 2017, Siena, Italy

Other Methods

- Support hardware-managed L1 cache
- Support explicit blocking via local/shared memory
 - Branch-style: threads on boundary load more data
 - Cyclic-style: threads load data in a round-robin fashion



Loading Branch-Style

t0	t1	t2	t3	t4	t5
t6	t7	t0	t1	t2	t3
t4	t5	t6	t7		t1
t2	t3	t4	t5	t6	t7

Loading Cyclic-Style



Computing Frontiers 2017, Siena, Italy



Talk Outline

- Introduction & Motivation
- Background
 - GPU Register Data Exchange
- **GPU-UNICACHE Framework**
 - Writing Stencils with GPU-UNICACHE
 - **GPU-UNICACHE Framework**
 - RegCache Method -- *fetch()*
 - Other Methods
- **Evaluation & Discussion**
- Conclusion

UirginiaTech

Invent the Future







t0

a d

t1

bc

cb

t3

synergy.cs.vt.edu

t0

|t1

abcd

t2

adbc cbda

t3



Experiment Setups

• Experiment Testbeds

	AMD	NVIDIA
Model	Radeon R9 Nano	GeForce GTX 980
Codename	Fiji XT	GM204(Maxwell)
Cores	4096	2048
Core frequency	1000 MHz	1126 MHz
Register file size	256 KB*	256 KB
L1/LDS/L2	16/64/1024 KB	-/96/2048 KB
Memory bus	HBM	GDDR5
Memory capacity	4096 MB	4096 MB
Memory BW	512 GB/s	224 GB/s
GFLOPS flt/dbl	8192/512	4612/144
Software	HCC/ROCM_1.2	CUDA_7.5

* Each CU has 256 KB vector registers and additional 8 KB scalar registers





Experiment Setups

• List of Benchmark Stencil Kernels (w/ Float data type)

Buffer	Default/L1	LDS		Register	
Kernels	Blk Strat.	Blk Strat.	Variants	Blk Strat.	Variants
3D Stencils (3D-7Pt/3D-27Pt)	 2.5D-Blk 3D-Blk	 2.5D-Blk 3D-Blk	BranchCyclic	 2.5D-Blk 3D-Blk	1D-WF2D-WF

- We want to test different combinations of stencils, blocking strategies, and compute domains.
- Performance Metrics: $GFLOPS = \frac{NUM_OPS * x * y * z}{time}$
 - " Please read our paper and see more experiments of
 - 1D 2D stencils
 - Double data type "





Evaluation

• Use different GPU-UNICACHE objects on AMD GPU



• 2.5D blocking is preferred in 3D stencils



27

Evaluation

• Use different GPU-UNICACHE objects on AMD GPU



- 2.5D blocking is preferred in 3D stencils
- RegCache codes can achieve better performance than using LDSCache especially in 3D-27Point



27

Evaluation

• Use different GPU-UNICACHE objects on NVIDIA GPU



 Different GPU-UNICACHE codes are more sensitive to workloads per thread



32

Comparison with Open-Source Benchmarks

- Compare to the stencils with only spatial blocking
- Choose our best performant GPU-UNICACHE codes



• By simply using the GPU-UNICACHE functions, we can outperform the existing benchmarks by up to 1.5x





svnerav.cs.vt.edu

Conclusion

- Propose a framework to automatically generate cell-based library codes to use different cache levels for stencils computations.
 - Support different stencils
 - Support different blocking strategies
 - Support different platforms
- Performance:
 - Evaluate relationships between different stencils and cache levels
 - Up to 1.5x performance benefit over existing stencil benchmarks

THANK YOU!

More info: http://synergy.cs.vt.edu



Computing Frontiers 2017, Siena, Italy

